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Abstract—The scaling of high density NOR Flash memory
devices with multi level cell (MLC) hits the reliability break
wall because of relatively high intrinsic bit error rate (IBER).
The chip maker companies offer two solutions to meet the output
bit error rate (OBER) specification: either partial coverage with
error correction code (ECC) or data storage in single level
cell (SLC) with significant increase of the die cost. The NOR
flash memory allows to write information in small portions,
therefore the full error protection becomes costly due to high
required redundancy, e.g. ∼50%. This is very different from the
NAND flash memory writing at once large chunks of information;
NAND ECC requires just ∼10% redundancy. This paper gives
an analysis of a novel error protection scheme applicable to NOR
storage of one byte. The method does not require any redundant
cells, but assumes 5th program level. The information is mapped
to states in the 4-dimensional space separated by the minimal
Manhattan distance equal 2. This code preserves the information
capacity: one byte occupies four memory cells. We demonstrate
the OBER ∼ IBER3/2 scaling law, where IBER is calculated for
the 4-level MLC memory. As an example, the 4-level MLC with
IBER ∼ 10−9, which is unacceptable for high density products,
can be converted to OBER ∼ 10−12. We assume that the IBER
is determined by the exponentially distributed read noise. This
is the case for NOR Flash memory devices, since the exponential
tails are typical for the random telegraph signal (RTS) noise and
for most of the charge loss, charge gain, and charge sharing data
losses.
Index Terms—NOR Flash memory, Error Correction, Man-
hattan metrics, Soft Sensing
I. INTRODUCTION
THE Flash memory devices store information in array ofmemory cells, with every cell (memory transistor) pro-
grammed to a certain level (value) of the threshold voltage Vt.
The modern technology offers two types of the Flash memory
devices: NOR and NAND. The NAND memory operates by
large chunks of data stored with density ∼ 1011 bit/cm2
and relatively high IBER ∼ 10−2. The NOR memory allows
WRITE/READ of a single bit/byte; the data is stored with
density ∼ 1010 bit/cm2 and relatively low IBER ∼ 10−9. The
state of the art error correction codes (ECC) were developed
for NAND memories, see e.g. [1]–[4]. These codes are capable
to repair multiple errors and reduce the OBER to∼ 10−14. The
modern ECCs are not applicable to the NOR Flash memory
devices, because the efficiency of the ECC increases with
amount of the data written at once [2], [5] which is above
Kbyte for NAND. However, amount of the data written at
once is single bit/byte for NOR. For example, the Hamming
code correction of a single error in 4 cells storing 1 byte (2
bits/cell) requires 2 more redundant cells and 50% die size
increase. Stringent requirements to OBER limit the scaling of
the NOR Flash memory devices: die size gain due to scaling of
the cell size is wasted for accommodation of redundant cells.
Angelo Visconti patented the idea of adding redundant
program levels to the NOR Flash memory cell along with
applying an error correction code [6]. In particular, he pro-
posed to map the data to alphabet of size 5, write to 5 levels
per cell, and protect the information by the relevant Hamming
code. For example, 64 bits of the data are written into 28 cells,
then 4 redundant cells allow correcting an error in any of 32
cells. This method preserves the density of 2 bits/cell, however
it requires the WRITE operation of at least 8 bytes at once.
The READ error in Flash memory device occurs because
of the overlap of Vt distributions between neighbor program
levels. The IBER ∼ 10−10 in NOR Flash memory devices
means that the overlap is weak, and the IBER is determined
by the tail of the Vt distribution. The effect of trapping and
de-trapping of charges is responsible for an exponential shape
of these tails [7]. The exponential shape of the Vt distribution
is typical for RTS noise, cycling effects on charge retention
[8], and cell interference [9]. The slope of the exponential
distribution depends on many factors including channel doping
[10], the memory usage model, etc. This is quite opposite
to the NAND, where IBER is high and the Gaussian Vt
distribution is adequate.
This paper considers an alternative approach to error cor-
rection in the NOR Flash memory devices. The idea is to add
program levels similarly to [6], however to encode the infor-
mation by maximizing the minimum Manhattan distance [11].
The Manhattan metrics is optimal for systems with exponential
noise, because the error probability becomes the exponential
function of the Manhattan distance between neighbor states.
The method is closely related to non-binary coding in the Lee
metrics [12]–[14]. Recent developments in polyomino (cross-
polytopes) tiling make the idea attractive for Flash memory
design [15]–[17].
Below we present a calculation of the gain of storage
reliability of eight bits in a system having 4 memory cells.
As the reference we take the system with 4 program levels
(two bits per cell, B0 = 2). The additional 5th program
level will increase the information capacity of the system to
log2(5) = 2.3 bits per cell. Let the word x1 . . . x4, where
xj ∈ {0, 1, 2, 3, 4}, describe the state of the Flash memory
system; the j-th cell is programmed to xj-th program level.
The coding of the information with minimum Manhattan
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Fig. 1. The threshold voltage distribution of the ensemble of four-level Flash
memory devices as programmed (a) and as read (b). The origin of the read
Vt exponential tails in (b) is the random telegraph signal noise of the read
current; these tails can also come from the charge loss, charge gain or charge
sharing due to defects in the dielectric layers of the memory device.
distance equal two [11]
x1 + x2 + x3 + x4 = 0 mod 2 (1)
will reduce the information capacity to
B = (1/4) log2(
54 + 1
2
) = 2.07 > B0 = 2 . (2)
Therefore, the modified system with 5 levels per cell and non-
binary coding will have enough information capacity to store
8 bits in 4 cells.
The read of information from the j-th Flash memory
cell is done by comparison of the device threshold voltage
with the reference value stored in the reference memory cell
and determination of x˜j . With high probability the parity is
satisfied x˜1 + x˜2 + x˜3 + x˜4 = 0 mod 2, and the READ is
correct; otherwise there is an error and soft sensing [18] for
error correction is required. The periphery circuit measures the
threshold voltages of all 4 cells and searches for nearest (in
Manhattan distance) word satisfying (1). The probability of
wrong error correction is of the same order as the probability
of two errors, see calculations in Sec. III. Therefore, the
logarithm of the inverse OBER can be increased as much as
50% by adding the 5th program level to the 4-level memory
cell. As an example, the 4-level MLC with IBER ∼ 10−9,
which is unacceptable for high density products, can be
converted to OBER ∼ 10−12, see Table I.
II. THE BIT ERROR RATE OF AN UNPROTECTED SYSTEM
Observe N memory cells in a given memory device. Then
program these N memory cells to predefined threshold voltage
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Fig. 2. The threshold voltage distribution of the ensemble of five-level Flash
memory devices as programmed (a) and as read (b). The space between
program levels is smaller compare to the system with four program levels
∆′ < ∆. However the encoding of the data with the Manhattan distance
equal two leads to effective spacing equal 2∆′ +W > ∆
levels {L0, . . . , L3} see Fig. 1(a). The program state A′ of
memory system is
A′ = {V ′1 , . . . , V ′N} , (3)
where the threshold voltage V ′j of the j-th memory cell is
uniformly distributed around xj-th program level Lxj
fp(V ) =
{
1/W, Lx −W/2 < V < Lx + W/2
0, otherwise (4)
The width W of the program distribution is typically a function
of the program speed. Faster programming leads to the wider
program distribution and larger W .
The READ operation of the Flash memory device cannot
reproduce exactly the state A. The state is distorted by the
read noise ( typically the RTS of the read current ) and by
the data retention issues, see Fig. 1(b). The periphery circuit
reads the state
A = {V1, . . . , VN} (5)
of the memory system. The distribution of the threshold
voltage Vj acquires the exponential tail
fR(V ) =

(1− T )/W,Lx −W/2 < V < Lx + W/2
aTe−2a(V−Lx−W/2), V > Lx + W/2
aTe−2a(Lx−W/2−V ), V < Lx −W/2
(6)
where T is the fraction of the cells in the tail, and 1/2a is the
slope of the distribution.
The READ operation is simply comparison of the threshold
voltage of the memory cell with the the threshold voltages of
3the reference cells. The threshold voltages of the reference
cells is positioned in the middle of the level-to-level spacing.
The READ operation finds values of the word {xj} from {Vj}
xj = Round
Vj − L0
∆0 + W
, (7)
where rounding is performed to the nearest integer.
The probability of the read error of one cell is
P0 = P (V > Lx + ∆0/2 + W/2)
+ P (V < Lx −W/2−∆0/2)
= 2
∫ ∞
∆0/2
aTe−2aV dV = Te−a∆0 . (8)
The probability of error in reading of N cells per bit of
information (IBER) is therefore
E0 =
1− (1− P0)N
NB0
≈ 1
2
Te−a∆0 . (9)
The key parameter here is a∆0, which is the level spacing
times the exponent of noise distribution. For systems with no
error correction and large volumes of the data storage, E0 ∼
10−12 is required.
III. THE BIT ERROR RATE OF FIVE LEVEL SYSTEM WITH
NON-BINARY CODING
Let’s program N = 4 memory cells to 5 predefined thresh-
old voltage levels {L0, . . . , L4} see Fig. 2(a). The program
state A′ of memory system is
A′ = {V ′1 , . . . , V ′4} , (10)
where the threshold voltage V ′j of the j-th memory cell is
uniformly distributed around xj-th program level Lxj , and the
word {xj} satisfies (1).
The READ operation becomes different from the margin
sensing (7). The READ will require soft sensing for the error
correction:
1) Assume that the system read the state A = {V1, . . . , V4}.
2) Read the encoded word {x˜j} by margin sense (7).
3) If the parity condition (1) is satisfied for x˜j , then the
READ operation was correct. The word {x˜j} is the
READ of the encoded word {xj}.
4) If the parity condition (1) is not satisfied for x˜j , then
the error correction is required.
5) Take all allowed states B = {Ly1 , . . . , Ly4}, such that∑
yj =
∑
x˜j ± 1, and define the distance
|AB| =
∑
j
|Vj − Lyj | . (11)
6) Find the state B, such that |AB| is minimum.
7) The word {yj} is the READ of the encoded word {xj}.
This is essentially “soft-decision sensing”, as described in [18].
Three types of errors occur in this model. If the threshold
voltages of two cells are found more than (∆ + W )/2 away
from Lx, then the parity check will pass, and the error will not
be detected. The probability of this error and the corresponding
OBER are
P i2 = T
2e−2a∆ , (12)
Ei2 =
3
8
T 2e−2a∆ . (13)
If the threshold voltage of j-th cell moves more than (2∆ +
W )/2 away from Lxj , then the error correction algorithm will
converge to yj = xj ±2, see Fig. 2(b). The probability of this
error and the corresponding OBER are
P ii2 = Te
−2a∆−aW , (14)
Eii2 =
1
2
Te−2a∆−aW . (15)
The third type of error occurs when
∃j 6= k yj = xj + 1 , yk = xk − 1 . (16)
In terms of the read threshold voltages the condition for the
error is
|Vj−Lxj+1|+ |Vk−Lxk−1| < |Vj−Lxj |+ |Vk−Lxk | , (17)
which is derived from (11). In the relevant range
Lxj < Vj < Lxj+1 , Lxk−1 < Vk < Lxk
it becomes simplified to
Lxj+1 − Vj < Lxk − Vk . (18)
The probability of this event is better expressed in terms of
the deviation variables εj = |Vj − Lxj − W/2| and εk =
|Vk − Lxk −W/2|,
P iii2 = a
2T 2
∫ ∆
0
dεj
∫ ∆
∆−εj
dεke
−2aεj−2aεk (19)
≈ 1
2
a∆T 2e−2a∆ . (20)
The sum over pairs of cells and the normalization per number
of stored bits gives
Eiii2 =
1
NB0
∑
k 6=j
P iii2 =
3
4
a∆T 2e−2a∆ . (21)
The total BER of five level design with non-binary ECC
becomes
E2 = E
i
2 + E
ii
2 + E
iii
2
=
3
4
T 2
(
a∆ +
1
2
)
e−2a∆ +
1
2
Te−2a∆−aW (22)
This must be compared with the probability E0 of the error in
the 4-level system given by (9). Assuming that the 5th level
was added without pushing out L0 and L3, as in Figs. 1,2, we
get the condition
4∆ = 3∆0 −W . (23)
The generic scaling law for the OBER is (assume W  ∆0)
E2 ∼ e−2a∆ ∼ e−(3/2)a∆0 ∼ E3/20 . (24)
In practical calculation the factors T and e−aW are essential,
see the next section.
4TABLE I
BIT ERROR RATE GAIN BY EXTRA LEVEL IN B = 2 BIT/CELL MEMORY
SYSTEM. THE WRITE IS RESTRICTED TO 8 BITS AT A TIME (4 CELLS).
e−a∆0 T E0 E2 E2/E0
1.E-02 1.E-03 5.E-06 7.E-08 1.E-02
1.E-02 1.E-05 5.E-08 5.E-10 1.E-02
1.E-02 1.E-07 5.E-10 5.E-12 1.E-02
1.E-02 1.E-09 5.E-12 5.E-14 1.E-02
1.E-03 1.E-03 5.E-07 3.E-09 7.E-03
1.E-03 1.E-05 5.E-09 5.E-12 1.E-03
1.E-03 1.E-07 5.E-11 5.E-14 1.E-03
1.E-03 1.E-09 5.E-13 5.E-16 1.E-03
1.E-04 1.E-03 5.E-08 4.E-10 7.E-03
1.E-04 1.E-05 5.E-10 9.E-14 2.E-04
1.E-04 1.E-07 5.E-12 5.E-16 1.E-04
1.E-04 1.E-09 5.E-14 5.E-18 1.E-04
IV. PRACTICAL EXAMPLES.
It is quite common in high reliability NOR Flash memory
devices to have very low fraction of cells suffering from the
data retention issues, T ∼1E-6, T  e−aW . In this case
E2 ≈ Eii2 =
1
2
Te−(3/2)a∆0−(1/2)aW = e−a∆0/2−aW/2E0
(25)
The other possibility is to have relatively narrow program
distributions for better read window, e−aW  T :
E2 ≈ Eiii2 =
3
2
3a∆0 − aW
4
Te−a(∆0−W )/2E0 . (26)
In (25), (26) the spacing ∆ of 5-level system is expressed in
terms of ∆0 and W by making use of (23).
The proposed method yields a substantial gain in OBER
performance for practical applications, see Table I. For esti-
mation purpose we put W ∼ ∆0 and the OBER/IBER ratio
becomes
E2/E0 ≈ e−a∆0 + 3
4
a∆0T , (27)
and use this formula for typical values of T and e−a∆0 . The
5-level non-binary coding allows to reduce the OBER by 2-
4 orders of magnitude. This method allows the technology
progress from gigabit NOR parts to tenth gigabit products.
The one-byte non-binary ECC discussed in this paper can be
combined with global ECC coverage in cases where the data
is streamed in many bytes.
For the systems with purely exponetial read noise, W = 0,
T = 1, the scaling law (24) becomes accurate and can be used
for OBER calculation. In this case the E0 ∼ 10−10 is reduced
to E2 ∼ 10−15.
For the applications with the relatively high IBER, the 5-
level method does not gain enough OBER. The reliability
improvement can be achieved by using more complicated
parity rules [11] with higher Manhattan distance [12] and more
levels per cell. For example, the minimum Manhattan distance
equal 3 can be achieved by packing the cross-polytopes of the
radius 1. For the system of 4 memory cells, the volume of the
4-dimensional cross-polytope is 9. Therefore, the 7 levels per
cell are required to preserve the information capacity of the
system (1/4) log2(7
4/9) = 2.014 > 2.
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